For higher order PLLs the derivation of the model difference equations become less amenable as the order of the loop filter is increased. In this paper an alternative technique is proposed. This uses the event driven technique, but removes the restriction on the order of the system.
INTRODUCTION
PLLs find widespread use in many areas of modern electronics such as disk drive electronics, telecommunications, wireless systems and digital circuits. A PLL is a closed loop feedback system where the phase of an output signal tracks the phase of an input signal. A typical Digital PLL consists of a charge pump phase frequency detector (CP-PFD), a low pass filter, a voltage controlled oscillator (VCO) and a frequency divider. Modelling these systems can be a slow, challenging process due to the combination of discrete and continuous time components and long settling times. Hedayat et al. [1, 2] and Van Paemel [3] have developed fast and accurate PLL models for 2 nd and 3 rd order systems. However no event driven PLL model for higher order systems (4 th , 5 th , 6 th etc.) exists.
The event driven PLL model developed by Hedayat et al. [1, 2] , provides a fast, efficient, accurate means of modelling 2 nd and 3 rd order systems. The advantage of such an event driven model over a circuit level simulation model such as Spice is the time taken to run one simulation. For example a full Spice circuit simulation of a PLL for 20 µs requires up to 24 hours of CPU processing time. The event driven model is approximately three orders of magnitude faster.
For higher order PLLs the derivation of the model difference equations become less amenable as the order of the loop filter is increased. In this paper an alternative technique is proposed. This uses the event driven technique, but removes the restriction on the order of the system.
In section 2 an overview of event driven modelling of the PLL is given, explaining the purpose and the advantage of using an event driven model over a circuit simulation such as SPICE. In section 3 this alternative technique to modelling is given, examples of this model are presented and verified in section 4.
II EVENT DRIVEN MODELLING
The PLL is a non-linear system. The non-linearities lie in the CP-PFD and the VCO (Figure 2 ). These non-linearities require modelling in the system. One such technique is to linearise. This can provide an accurate linearization of the VCO but is insufficient for the CP-PFD, particularly at higher orders. The VCO can be linearised as shown below in Figure  2 , the linearization (equation (1)) will be accurate as long as the control voltage operates within the linear constraints of V c_MIN and V c_MAX ,. Linearising the CP-PFD introduces unacceptable inaccuracies in the model and is therefore not a viable solution [4] . However the non-linear nature of the CP-PFD can be accurately modeled using an event driven state machine as shown in Figure 4 . This assumes that the PFD will always operate in one of the following three states: 1. Up (Reference Phase leads the VCO Phase) 2.
Down (VCO Phase leads the Reference Phase) 3.
Null (Neutral) If the CP-PFD is in the Up state then there is a +I p current out from the CP-PFD, likewise if the state is Down there is a -I p current out, finally if the state is Null there is no current out from the CP-PFD.
The state changes after each new event detected in the system. The relevant events are the falling edges of the reference and VCO signals (Figure 4 ). This 'event driven' modelling technique has being previously pioneered for PLL's by [1, 2, 3] . An important parameter of this event driven model is the phase of the VCO and reference signals. These parameters determine the instant at which events occur in the PFD. The phase of the reference signal is calculated using equation (2) 
Where f r is the reference frequency. Similarly the phase of the VCO is calculated using equation (3).
Where K v is the VCO gain and f v0 is the VCO free running frequency. All of the parameters in equation (3), can be calculated except for the integration shown in equation (4).
For high order PLLs this cannot be solved in closed form. The technique suggested by Van Paemel [3] , to solve this is a first order numerical integration approximation, equation (5) .
This introduces an approximation error into the model. This error can be minimized by using a small value of the time step ∆t. The VCO and reference phase are calculated using the difference equations (6) and (7) below.
The CP-PFD detects falling edge events of the VCO and reference signals. The VCO signal falling edge occurs when the VCO phase is equal to 2π, similarly the reference falling edge occurs when the reference phase is equal to 2π. Note that if a frequency divider is included in the feedback loop of the PLL, then the VCO signal falling edge will not occur at 2π but at 2πN, where N is the feedback divider ratio, as shown in Figure 1 earlier.
III ARBITRARY ORDER TECHNIQUE
Current event driven PLL models [2, 3] determine the control voltage by iterating a difference equation over a period of time. A unique difference equation is derived for each type of filter architecture or order. These difference equations contain differential terms and become increasingly complex as the order of the loop filter increases. For filter orders of higher then 4 th there is no closed form solution for the difference equation of the over all system. In this section a new model is proposed, this technique uses the charge on the capacitors, rather then the voltages at the nodes (used in [2, 3] ) as the state variables. There is an alternative technique to determine the RC filter response by numerically integrating the current using the rectangular rule to determine the charge at time t+1.
In Figure 7 below, the current, I through the capacitor C at time t+1 is required, while the current at time t is known. We know that the voltage on the capacitor V t+1 is equal to the change in charge over time period ∆t divided by the capacitance, equation
.
For a fixed ∆t step size, all parameters on the right hand side of equation (8) are known except I ave. If I ave can be approximated then V c (t+1), the control Voltage, can be found.
The assumption made is that the average current I ave through a capacitor during the period ∆t is equal to the current at time t (Figure 7 ). This simplifies the calculation of the V c , as there are no differential terms, making it significantly easier to increment the model to any arbitrary order. The error introduced through the model is bounded, it tends to zero as the time interval ∆t tends to zero as shown in Figure 8a and 8b. In Figure 9 , the error between the ideal and approximated response of an RC filter is calculated at three different capacitor voltages for a range of step sizes. It can be seen that the error introduced due to the charge approximation on the RC filter reduces to zero as the step size is reduced. Step Size (seconds)
Error (V)
V=0.63 V=0.863 V=0.95
Figure 9: Increasing Error with Increasing Step Size at Three different Voltages
In the PLL model proposed here the set of difference equations used to calculate of the control voltage V c, are derived using this technique to approximate the charge on the filter capacitors. For example, a PLL with a first order filter, as in Figure 5 has the set of difference equations as shown in equations (9) and (10).
Where ∆t is the time step, and Q 2 is the charge on the capacitor C 2 .
Higher order filters can be easily accommodated using this technique, as demonstrated by the second order filter shown in Figure 10 . For this 2nd order filter, the control voltage V c can be found similarly for any time t n using equations (11)-(15). 
Similarly, the difference equations for any order of filter can be easily derived.
For example, a third order PLL system with the set of system parameters R 2 = 16kΩ; C 2 = 200pF; C 3 = 100pF; I p = 10µA; K v = 30x10 6 ; ∆ = 0.3nS; N = 1, is modelled using both the proposed charge approximation model, and the hedayat et al. model. The transient responses of both models are shown in Figure 11 , they produce similar frequency responses. The error between the two signals is found to be small, Figure 12 . It can be seen that the error introduced by the charge approximation, is reduced as value of the time step is decreased. The selection of ∆t introduces a trade off between the error and the simulation time. As ∆t reduces, the error reduces correspondingly, with an increase in the simulation time as shown in Figure 13 . 
VI CONCLUSION
It has been shown in this paper that a PLL of arbitrary order can be modelled using the event driven modelling technique. 
